Abstract-Novel compact expressions that describe the transient response of high-speed resistance, inductance, and capacitance ( ) coupled interconnects are rigorously derived. These new distributed models reveal that peak crosstalk voltage is over 60% larger for 3 GHz high-speed interconnects than predicted by current distributed models. Simplified forms of the compact models enable physical insight and accurate estimation of peak crosstalk voltage between two and three distributed interconnects.
I. INTRODUCTION

I
NTERCONNECT models must incorporate distributed self and mutual inductance to accurately estimate interconnect time delay and crosstalk in a multilevel network for multi-GHz gigascale integration (GSI) [1] . Compact expressions for worst-case time delay and crosstalk of coupled, distributed resistance capacitance ( ) lines are rigorously derived by Sakurai in [2] . This paper significantly extends his expressions to include self and mutual inductance in models of high-speed coupled interconnects for GSI. Novel compact expressions for transient response describe the worst-case time delay and crosstalk of two and three coupled, distributed resistance, inductance, and capacitance ( ) interconnect models of high-speed, on-chip interconnects. These compact distributed models are used to project the impact of inductance on 3 GHz multilevel interconnect networks implemented with copper and a low ( ) dielectric material. The models are also used to illustrate the effects of interconnect length and driver impedance on crosstalk, and new closed-form expressions are developed that describe the peak crosstalk voltage for two and three coupled distributed lines.
II. TRANSIENT VOLTAGE OF COUPLED DISTRIBUTED INTERCONNECTS
The partial differential equations (PDE's) that Sakurai solves in [2] and the PDE's that are solved in this paper appear in Fig. 1 .
In this section, the transient response of a single distributed line is excerpted from a companion paper [3] . From this solution, the transient responses for two and three coupled interconnects are determined.
A. Single Distributed RLC Interconnect
The solution to the single distributed line is rigorously derived in a companion paper [3] . The expressions for a single finite line are presented here for convenient reference. An efficient representation of the distributed expressions for the semi-infinite and finite single line is performed in terms of a generating function, , which has the form in (1) , shown at the bottom of the next page. Using this function, the transient solution at a position along a semi-infinite line is [3] (2) and the transient solution at the end of a finite line with length is given by [3] (3)
B. Two Coupled Distributed RLC Interconnects
The PDEs that describe two coupled distributed interconnects are given by line-to-ground capacitance; line-to-line capacitance; self-inductance; mutual inductance between the two conductors. Using a transformation similar to [2] , which comes from the addition and subtraction of (4) and (5), gives the following set of decoupled PDEs:
where and .
The boundary conditions for and are determined from the boundary conditions of the active and quiet line at which are given by (8) (9) Adding and subtracting these boundary conditions leads to (10) (11) Likewise, the boundary conditions of the active and quiet line at are
Adding and subtracting these boundary conditions gives
where and are the plus and minus modes of the current and are completely analogous to the voltage plus and minus modes.
Therefore, from (10), (11), (14), and (15) and the boundary conditions for the plus and minus transformation are the same as the boundary conditions of a single line driven by a step input function with an arbitrary source impedance and an open-circuit load.
The plus and minus modes have physical interpretations as being the solutions to the coupled line configuration with two different initial conditions. The plus mode, for example, has the interpretation that it is the solution to the voltage of either line when both are excited simultaneously. The effective capacitance of the plus mode is, therefore, the line-to-ground capacitance because by definition the potential between the lines is zero. The currents in this plus configuration are in the same direction; therefore, the magnetic flux emanating from each line is in the same direction in the orthogonal surface linking each conductor to the ground plane. For this configuration, the effective flux linkage of each line is increased which produces a higher effective inductance for the plus mode. This is evident in the partial differential equations for the plus mode in that the effective inductance is the self-inductance plus the mutual inductance.
The minus mode is the solution to the transient response of the active line when the adjacent line is switching with opposite polarity. Because of the Miller effect, the mutual capacitance is effectively twice its original value. This is evident in the PDE for the minus mode that has an effective capacitance equal to the line-to-ground capacitance plus twice the mutual capacitance. In addition, the currents in this configuration are equal in magnitude and opposite in direction. The magnetic fluxes emanating from each line are in opposing directions. The effective flux linkage of each line is, therefore, reduced which produces an effectively lower inductance. This is evident in the PDE for the minus mode that has an effective inductance equal to the self-inductance minus the mutual inductance.
The worst-case time delay occurs when the two-coupled lines are switching with opposite polarity. As mentioned, the transient solution for this configuration is equal to the minus mode solution, which is where is defined in (3).
C. Three Coupled Distributed RLC Interconnects
In this section, the expressions for the worst-case time delay and crosstalk of three parallel interconnects sandwiched between two virtual ground planes are derived. Each line has arbitrary source impedance,
, and an open-circuit load termination. The expressions for the capacitance and inductance matrices of three-coupled interconnects are determined using compact quasi-analytical expressions [4] combined with a quasi-TEM wave analysis [5] . The quasi-TEM wave analysis gives the following relationship between the capacitance and inductance matrix:
where is the speed of an electromagnetic wave in a given dielectric material, and is the unity matrix with all diagonal elements equal to one and off-diagonal elements equal to zero. Physically, (18) assumes a perfect return path is present in the virtual ground planes that are above and below the three-coupled interconnects. Because of this idealization, the models describe in this paper project a lower limit on the crosstalk voltage and time delay.
The partial differential equations that describe the three conductor two ground plane model are then given by (19) It is assumed that the two outer conductors always have the same potential. To emphasize this point a new notation is adopted, which is (20) (21) where is voltage on the inner conductor and is voltage on the outer conductors. The three equations in (19) reduce to
The coupling capacitance between the first and third conductor, , is absent in the above three differential equations. Physically disappears because the outer two lines are held at the same potential by definition; therefore, the capacitance between them never charges and does not affect the transient characteristics of or . Also, (22) is identical to (24), and, therefore, the two independent equations are (22) and (23). To decouple these two equations, first add (23) to twice (22), which leads to (25) Also consider the difference of (23) and (22), which gives (26) Both these operations reveal new transformation variables that are defined as (27) (28) Using the transformation in (27) and (28) on the boundary conditions of the inner and outer interconnects gives the boundary condition of the sum and difference mode at as
The boundary conditions of the sum and difference mode at are given by
The sum and difference modes have transient solutions that are identical to single line solutions with different capacitance and inductance values. These single line sum and difference mode solutions are used to determine the worst-case crosstalk and time delay transient response of the three-coupled interconnects. For example, the worst-case crosstalk occurs when all three lines are initially low, and the two outer interconnects are simultaneously active. Using the transformations and boundary conditions outlined in this section, the transient expression for the worst case crosstalk on the inner interconnect is (33)
The worst-case time delay occurs when the inner line switches with an opposite polarity of the outer two lines. Changing the initial conditions and boundary conditions slightly in the analysis in this section so that the inner line is active and the outer lines are discharging gives the transient response of the worst-case time delay of the active line to be (34)
D. HSPICE Verification of Compact Expressions
To verify these new compact expressions, Fig. 2(a)-(d) compares the compact model predictions to an HSPICE simulation of 1, 10, 50, and 500 lumped RLC elements. Fig. 2 illustrates that as the number of lump elements increases the HSPICE simulations converge to the distributed solution. In addition, unlike HSPICE the compact expressions can be used with various searching algorithms to calculate directly without intermediate steps interconnect characteristics such as peak crosstalk voltage, time delay, and overshoot.
Physical insight gained by the derivation of new compact expressions is explored in the following sections by examining the design of a 3 GHz interconnect bus.
III. 3 GHz GLOBAL BUS EXAMPLE FOR 2012
To illustrate the effects of inductance on multilevel wiring network architectures for GSI, a National Technology Roadmap for Semiconductors (NTRS) case study is investigated. Technology constraints for a high-speed application specific integrated circuit (ASIC) at 2012 are projected by the NTRS [6] to have: a chip area of 13 cm , a global clock frequency of 3 GHz, a local clock frequency of 10 GHz, a low ( 2.0) interlevel dielectric, and copper metal technology. This section introduces salient inductive effects for future high-speed interconnect networks and explores the design of a 3 GHz high-speed die-edge-length interconnect using single driver and repeater circuits.
A. Single Driver Global Interconnect Design
To initiate the investigation of inductive effects, a 3 GHz die-edge-length single driver interconnect circuit is examined. This interconnect circuit might be desirable for the initial design of an ASIC high-speed bus connecting predesigned and tested macrocells cores from a variety vendors in which repeaters cannot be easily inserted without costly core redesign. These single driver circuits, therefore, provide a global bus design for an ASIC system-on-a-chip (SOC) that potentially reduces time-to-market.
The 3 GHz die-edge-length interconnect bus of this case study is first designed using a distributed model [2] . The drivers of this global interconnect bus are assumed to have an output resistance much less than the wire resistance, and each cross-sectional dimension of the 3 GHz wiring level is assumed to be approximately equal. The cross-sectional dimensions are computed so that a die-edge-length interconnect (3.6 cm) on the 3 GHz wiring levels has a maximum time delay of 300 ps and a maximum crosstalk of 0.2 . Using models, the condition that all cross-sectional dimensions are equal satisfies the Fig. 3 compares the marked differences between the worst-case time delay waveforms and the worst-case crosstalk waveforms between three coupled lines using a distributed model and distributed models for the 3 GHz interconnect bus. 
B. Global Interconnect Repeater Insertion
Incorporating repeaters to increase wire density and global communication bandwidth is used to further optimize the SOC product outlined in the previous section. This section, therefore, introduce the effects that inductance has on the transient characteristics of a 3 GHz die-edge-length interconnect with repeaters. This repeater interconnect circuit is designed using distributed models, and it is analyzed using the distributed models. A redesign of this example using distributed models is also discussed.
For this example, it is assumed that a die-edge length interconnect has a time delay of 300 ps and a maximum crosstalk of 0.2 . It is also assumed that ten repeaters are inserted along the die-edge-length interconnects to increase wire density. This number of repeaters is used in this example because ten repeaters provide a significant increase in wire density with a tolerable number of repeaters per interconnect. The driver size is optimized using distributed models from [7] , and the optimal driver scaling factor, , is given by (36) where minimum size driver output resistance; minimum size driver input capacitance; distributed resistance per unit length; and distributed line-to-ground and line-to-line capacitance per unit length, respectively. In addition, time delay of this repeater circuit is given by [7] as (37) where is the number of repeaters segments. Setting (37) equal to 300 ps and solving for the interconnect width gives a value of 0.72 m. The insertion of these repeaters, therefore, increases the wire density by approximately a factor of three.
This distributed repeater design is now analyzed using the new compact distributed model. The models derived in this paper are used to analyze this repeater circuit because the wire capacitance (553.72 fF) is more than an order of magnitude greater than the load capacitance (30.8 fF) of each repeater seg- Table IV .
Even though repeater circuits significantly increase wire density, repeater insertion in this example did not mitigate the impact of inductance. Further investigation into the effects of inductance on repeater circuit design is warranted, however, because in aggressive repeater circuits with high repeater counts the interaction between the inductance and load capacitance cannot be ignored.
C. Optimal Global Interconnect Cross-Sectional Dimension
To conclude the discussion of this 3 GHz global wiring example, the assumption that all cross-sectional dimensions are equal is relaxed in this section. Given the constraints that the maximum metal height to metal width ratio at 2012 is 3 [6] , the maximum time delay of a 0.36 cm length repeater section is 30 ps, and the maximum crosstalk is 0.2 , the cross-sectional dimensions are calculated to find the minimum pitch that meets these design constraints.
Because of the computational efficiency of the new compact expressions, the time delay and crosstalk for a large number of possible cross-sectional designs is quickly calculated to search for the optimal dimensions that minimize wire pitch. The optimal dimensions that minimize the wire pitch for the 3 GHz interconnects are given in Table V . The first observation of this optimal design is that the maximum metal height to width ratio of 3.0 is used. In addition, the wire spacing is 60% larger than the metal width, and the dielectric thickness is 20% of the metal height. This small dielectric thickness is due to the maximum crosstalk constraint. Increasing the dielectric thickness decreases the time delay, but increases the crosstalk beyond 0.2 . Table V also compares the optimal values of cross-sectional dimension to the dimensions calculated in the previous section. This optimal scaling methodology decreases the wire pitch of the global bus from the previous section by 27%.
IV. DEPENDENCE OF INDUCTIVE CROSSTALK ON INTERCONNECT LENGTH AND DRIVER DESIGN
If a distributed interconnect is driven by a step input excitation voltage, then peak crosstalk between symmetric cou- [2] . The incorporation of inductance, however, introduces a nonlinear length dependence of crosstalk for global GSI interconnects as seen in Fig. 4 for three different source impedance values in a 3 GHz wiring level. The most striking feature of Fig. 4 is that maximum crosstalk occurs for wire lengths shorter than the die-edge-length (3.6 cm) for the single driver example outlined in the previous section. This is due to the larger total lumped resistance of the die-edge-length and longer interconnects that cause inductive crosstalk to attenuate.
CMOS driver design for the 3 GHz global wiring level is significantly influenced by inductance. For example, driver design has a pronounced effect on interconnect crosstalk as seen by comparing Fig. 5(a)-(c) . Increasing cumulative interconnect and driver resistance decreases peak crosstalk voltages to the predicted values at the cost of larger interconnect time delay. For example, the interconnect in Fig. 5(c) with a larger driver resistance has a time delay that is 3.7 times larger than the time delay of the interconnect in Fig. 5(a) . The reduction in crosstalk illustrated in Fig. 5 is due to the fact that extra circuit resistance effectively masks inductive effects. For fixed interconnect dimensions, therefore, an interconnect driver should have an output impedance that enables full utilization of the interconnect time delay budget so as to reduce peak inductive crosstalk.
V. APPROXIMATE EXPRESSION FOR PEAK CROSSTALK
The new compact expressions in (17) and (33) provide the basis for efficient computation of inductive effects for coupled distributed interconnects. Further simplification, however, is necessary to improve physical understanding of crosstalk as well as immediate calculation. To find an approximate peak crosstalk expression, the plus and minus modes for two or three coupled semi-infinite interconnects are approximated as low-loss transmission line solutions. The transient solutions at a position , therefore, are (38) and (39) where and are the lossless characteristic impedances of the plus and minus modes for two coupled lines over a single ground plane, or and are the lossless characteristic impedances of the sum and difference modes for three coupled lines between two ground planes.
Equations (38) and (39) are plotted as a function of position in Fig. 6 . One key feature of Fig. 6 is that there is an interconnect length for which the difference between these two modes is a maximum. This difference is significant because it is proportional to the quiet line voltage.
For a finite line, it is assumed that the peak noise voltage occurs at the first reflection as seen in Fig. 5(a) . The semi-infinite line low-loss solutions, therefore, are doubled at the end of the line because it has an open circuit termination. Likewise, when the interconnects are long , the interconnect total resistance is so great that inductive effects are suppressed, and the distributed model become valid [2] . Therefore, an approximate closed-form expression for the peak crosstalk voltage for distributed interconnects is piecewise defined as e.g., for two lines Region II:
where , , and for two-coupled lines, , , and for three-coupled lines, is the speed of light in a dielectric, and is determined from the solution of
This new peak crosstalk expression is compared to results from the compact expression in Fig. 7 . Agreement is close in the nonlinear region near maximum and again in the flat region. In the transition between these two regions, as defined in (40) and (41), the complete compact model is needed to get an accurate estimation of the peak crosstalk.
An approximate expression for comes from the observation that is always greater than . With significant coupling capacitance the second exponential term in is ignored and is derived to be Both conditions in (44) come directly from (43). The latter condition is a result of ensuring that the argument of the logarithm in (43) is greater than one.
Using very rudimentary parallel plate models for the capacitance and inductance, the expressions for the peak noise voltage between two parallel lines are Physical insight is gained from the simple models in (45) and (46) by assuming that in (45) which gives (47) Equation (47) reveals that decreasing the metal ( ) and dielectric thickness ( ) decreases total crosstalk, and decreasing the metal width ( ) and spacing ( ) increases total crosstalk.
The interconnect length at which the peak noise voltage occurs is calculated from setting the derivative of (40) equal to zero, as follows:
(48) Solving for the length at which this peak occurs gives (49)
The peak noise at this length is determined from substituting (49) into (48), which gives (50) This is the peak noise voltage for an interconnect wiring level assuming there exists parallel interconnects of length . For the example presented in Fig. 7 , (50) predicts that the peak crosstalk is 0.331 as compared to the 0.199 as predicted by Sakurai's model for . In fact, assuming that there are two parallel lines and expression (49) and (50) simplify to (51) and (52) Equation (52) compares directly to Sakurai's full crosstalk expression in [2] and shows that the peak crosstalk at is exactly times larger than predicted by a distributed model with zero source impedance.
VI. CONCLUSION
Compact expressions that describe the transient response of distributed coupled interconnects including worst-case time delay and crosstalk are rigorously derived. These new expressions enhance understanding and computation of inductive effects in a GSI multilevel network. For a 3 GHz global die-edgelength interconnect, the inclusion of inductance 1) increases worst-case peak crosstalk over 60%; 2) requires an increase in the wiring spacing over 40%; 3) introduces a new nonlinear length dependence of peak crosstalk voltage that has a peak that can be up to 1.57 larger than the predicted value; 4) reveals the dependence of inductive crosstalk on driver impedance. Finally, a new closed-form expression for the peak crosstalk voltage on distributed lines is rigorously derived, and it reveals a coupling length at which the maximum peak crosstalk occurs.
